Abstract: An improved electrostatic discharge (ESD) protection design, using stacked diodes with silicon-controlled rectifier (SCR), is presented to protect the radio-frequency (RF) integrated circuits in nanoscale CMOS process. Using the stacked diodes and SCR together to form diode-triggered-SCR-like paths, the critical ESD current paths are enhanced. The test circuits of the proposed ESD protection and conventional designs are compared in silicon chip. As verified in a 0.18μm CMOS process, the proposed design exhibits a lower clamping voltage and higher current handling ability during ESD stress conditions, and sufficiently low parasitic capacitance and leakage current during normal circuit operating conditions. Therefore, the proposed design is suitable for ESD protection of RF circuits in low-voltage CMOS process.
Introduction
CMOS processes are popular for implementing radio-frequency (RF) integrated circuits with reduced cost and area [1, 2] . However, MOSFETs in CMOS processes are very sensitive to electrostatic discharge (ESD) events [3, 4] . The design of the pads must be considered to offer the required ESD protection, particularly those are possibly stressed by ESD. Unfortunately, adding an ESD protection device at an RF input/output (I/O) pad causes degradation, mainly due to parasitic capacitance [5] . Conventional ESD protection design of diodes with power clamp, as shown in Fig. 1(a) , has been used for RF circuits to meet the typical specifications on ESD robustness and parasitic capacitance [6, 7] . DP and DN can provide the ESD current paths from I/O to VDD and from VSS to I/O, respectively. In addition, the power clamp can provide the ESD current path between VDD and VSS. Therefore, the conventional ESD protection design provides ESD current paths of I/O-to-VSS, I/O-to-VDD, VSS-to-I/O, and VDD-to-I/O when the I/O pad is stressed by ESD. As the operating frequecny increases, specification on parasitic capacitance of ESD protection circuit is even stricter. In order to reduce the parasitic capacitance from ESD protection circuit without sacrificing ESD robustness, the stacked diodes had been used, as shown in Fig. 1(b) [8] . With two diodes in stacked confiquration, the equivalent parasitic capacitance theoretically becomes half. Although stacked diodes can reduce the parasitic capacitance, this technique is adverse to ESD protection because the overall turn-on resistance and the clamping voltage of the stacked diodes during ESD stresses are increased as well. This ESD protection design usually has the lowest ESD capability for ESD stress from I/O to VSS because the current path of DP1, DP2, and power clamp may be too long to effectively protect the RF circuits [9] .
To enhance ESD capability of stacked diodes, an improved stacked diodes with silicon-controlled rectifier (SCR) is presented in this work. As the operation voltage reduces to 1~2V, it is possible for the SCR device to be used as an efficient power clamp without latchup concerns. The detailed operating procedure of the proposed design will be explained in Section 2.
Proposed ESD Protection Design
The proposed ESD protection design is shown in Fig. 2 , in which the ESD current paths of I/O-to-VSS and VDD-to-VSS are shown in Figs. 2(a) and 2(b), respectively. The proposed design consists of DP1, DP2, DN1, DN2, DT1, DT2, and SCR. The four layers of P+, N-well, P-well, and N+ form a typical SCR device in low-voltage CMOS processes [10, 11] . In this design, the stacked diodes from I/O to VDD (DP1 and DP2) and from VSS to I/O (DN1 and DN2) perform the ESD current paths of I/O-to-VDD and VSS-to-I/O, respectively. Another SCR from VDD to VSS forms the power clamp. This can be turned on by the trigger current from DT1 to the base of NPN in SCR or from the base of PNP to DT2. Fig. 2 also explains the ESD current paths as ESD stress from I/O to VSS. During ESD stress from I/O to VSS, the initial current flows through the trigger path, and then turns on the SCR to discharge the ESD current through the primary path. This diode-triggered-SCR-like turn-on mechanism can reduce the trigger voltages of SCR [12, 13] . A similar mechanism is used to trigger SCR during ESD stress from VDD to I/O. The proposed design also provides the ESD current path from VDD to VSS through the diode-triggered-SCR-like power clamp, where the trigger diodes include DT2, DN2, DP1, and DT1.
Verification in Silicon
To compare the conventional and proposed ESD protection designs in silicon, a 0.18μm CMOS process was used. The width of each ESD protection device seen at I/O (DP, DP1, DP2, DN, DN1, and DN2) was selected to be 10μm. The power clamp was realized by the RC-inverter-NMOS. Figure 3 shows the layout top views and the device areas of the conventional and proposed designs. Without a large NMOS power clamp, the total layout area of the proposed design can be reduced. Figure 4 shows the chip micrograph of the test circuits.
The I-V characteristic of each test circuit was evaluated using a transmission-line-pulsing (TLP) system. The clamping voltage of ESD protection circuit must be less than the failure voltage of ~10 V in a 0.18-μm CMOS process [13] . The TLP-measured I-V characteristics are shown in Fig. 5 current handling ability, of diodes with power clamp, stacked diodes with power clamp, and improved stacked diodes with SCR are 0.6A, 0.6A, and 1.0A, respectively. The improvement on It2 of the proposed ESD protection design can be found. It may be due to a parasitic SCR path (P+, N-well, P-well/P-substrate, and N-well/N+) in the stacked diodes from I/O to VDD (DP1 and DP2) to help the ESD current discharging. During ESD stress from I/O to VSS, the ESD current flowing through DP1 can help to trigger the parasitic SCR in the DP1 and DP2. Therefore, the It2 of the proposed ESD protection design is slightly increased.
Fig. 4.
Chip micrograph of test circuits.
Fig. 5.
TLP-measured I-V curves of conventional and proposed ESD protection designs during I/O-to-VSS tests.
Fig. 6.
Measured parasitic capacitances of conventional and proposed ESD protection designs.
The parasitic capacitance of the test circuits were measured using an S-parameter measurement system. Figures 6 shows the extracted parasitic capacitances seen at the I/O of each test circuit. Here the parasitic effects of the pads have been removed using a standard open/short de-embedding procedure. For 10GHz applications, the parasitic capacitances of diodes with power clamp, stacked diodes with power clamp, and improved stacked diodes with SCR are 40.4fF, 20.4fF, and 27.8fF, respectively.
It should be noted that the trigger path may also introduce leakage current during normal circuit operating conditions. Figure 7 shows the measured leakage currents from the proposed ESD protection design. As I/O is biased from 0V to 1.8V with grounded VSS and floating VDD, the leakage currents seen at the I/O are lower than 1μA. In fact, the bias voltages of the RF circuits may be near the threshold voltage of the transistor. Therefore, as the proposed ESD protection design can be used for RF applications with a sufficiently low leakage current. Measured leakage currents of proposed ESD protection design.
Conclusion
An ESD protection design of stacked diodes with SCR has been designed, fabricated, and characterized in a 0.18μm CMOS process. The proposed ESD protection design achieves higher ESD protection capability and sufficiently low parasitic capacitance and leakage current. In fact, this design can also be used in other low-voltage CMOS processes. Based on its good performance during ESD stress and normal circuit operating conditions, the proposed design is confirmed for use in RF applications.
